



3A, High Efficiency uPOL Module

MUN12AD03-SECM

FEATURES:

- High Density uPOL Module
- 3A Output Current
- 92% Peak Efficiency at 12VIN
- Input Voltage Range from 4.5V to 17V
- Output Voltage Range from 0.8V to 5.5V
- Enable / PGOOD Function
- Automatic Power Saving/PWM Mode
- Protections (OCP: Non-latching, OTP)
- Adjustable Soft Start Function
- Compact Size: 3.0mm*2.8mm*1.7mm
- Pb-free for RoHS compliant
- MSL 2, 260°C Reflow

APPLICATIONS:

- Point of Load Conversion
- LDOs Replacement
- Set Top Box / DSL Modem / AP Router
- Industrial Personal Computer

GENERAL DESCRIPTION:

The uPOL module is non-isolated dc-dc converter that can deliver up to 3A of output current. The PWM switching regulator, high frequency power inductor are integrated in one hybrid package. It only needs input/output capacitors and one voltage dividing resistor to perform properly.

The module has automatic operation with PWM mode and power saving mode according to loading, through constant on-time control, the module offers a simpler control loop and faster transient response. Other features include remote enable function, internal soft-start, non-latching over current protection, power good, input under voltage locked-out capability.

The low profile and compact size package $(3.0\text{mm} \times 2.8\text{mm} \times 1.7\text{mm})$ is suitable for automated assembly by standard surface mount equipment. The uPOL module is Pb-free and RoHS compliance.

TYPICAL APPLICATION CIRCUIT & PACKAGE:




FIG.1 Typical Application Circuit






FIG.2 High Density Low Profile

uPOL Module



ORDER INFORMATION:

Part Number		Operating Temperature Range (°C)	Package (Pb-Free)	MSL	Note
	MUN12AD03-SECM	-40 ~ +125	DFN	Level 2	-

Order Code	Packing	Quantity
MUN12AD03-SECM	Tape and reel	2000

PIN CONFIGURATION:




Fig.3 Pin configuration



PIN DESCRIPTION:

Symbol	Pin No.	Description	
EN	1	On/Off control pin for module. EN = LOW, the module is off. EN = HIGH, the module is on. This pin has an internal pull-down resistor of 402 k Ω when the module is disabled.	
VIN 2 Power input pin. It needs to be		Power input pin. It needs to be connected to input rail.	
GND	3, 9	Power ground pin for signal, input, and output return path. This pin needs to be connected to one or more ground plane directly.	
VOUT	4, 5	Power output pin. Connect to output for the load.	
FB 6 Feedback inp voltage.		Feedback input. Connect an external resistor divider to set the output voltage.	
PGOOD 7 Power Good indicator. The pin to Vout by resistor.		Power Good indicator. The pin output is an open drain that can connect to Vout by resistor.	
SS	8	Soft startup pin.	



ELECTRICAL SPECIFICATIONS:

CAUTION: Do not operate at or near absolute maximum rating listed for an extended period of time. This stress may adversely impact product reliability and result in failures outside of warranty.

Parameter	Description	Min.	Тур.	Max.	Unit
■ Absolute Maxim	Absolute Maximum Ratings				
VIN to GND		-	-	+19.0	V
VOUT to GND		-	-	+6.5	V
FB to GND		-	-	+4.0	V
EN to GND		-	-	VIN+0.3	V
PGOOD to GND		-	-	+19.0	V
Reflow Peak Temperature		-	-	+260	°C
Tc	Case Temperature of Inductor	-	-	+110	°C
Tj	Junction Temperature	-	-	+150	°C
Tstg	Storage Temperature	-40	-	+125	°C
	Human Body Model (HBM)	-	-	2k	V
ESD Rating	Machine Model (MM)	-	-	200	V
	Charge Device Model (CDM)	-	-	500	V
Recommendation Operating Ratings					
VIN	Input Supply Voltage	+4.5	-	+17.0	V
VOUT	Adjusted Output Voltage	+0.8	-	+5.5	V
Іоит	Output continuous current range	0	-	3	Α
$V_{\sf PGOOD}$	Power Good Voltage	-	-	+17.0	V
Tj	Junction Temperature	-40	-	+125	°C
Та	Operating Temperature Range (Note 2)	-40	-	+125	°C
■ Thermal Information	ation				
Rth(jchoke-a)	Thermal resistance from junction to ambient. (Note 1)	-	39	-	°C/W

NOTES:

2. For maximum operating temperature, thermal derating to be taken into account.

Rth(jchoke-a) is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is 30mm×30mm×1.6mm with 4 layers, 2oz. The test condition is complied with JEDEC EIJ/JESD 51 Standards.



ELECTRICAL SPECIFICATIONS: (Cont.)


Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $30 \text{mm} \times 30 \text{mm} \times 1.6 \text{mm}$, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20 MHz bandwidth. Cin = $10 \text{uF}/25 \text{V}/1206 \times 1$, Cout = $22 \text{uF}/10 \text{V}/0805 \times 2$.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
■ Inp	out Characteristics		1			<u> </u>
I_{Q}	Quiescent current	Iout =0, V _{FB} =V _{REF} *105%	-	100	-	uA
I _{SD(IN)}	Input shutdown current	Vin =12V, EN = GND	-	5.5	-	uA
		Vin =12V, EN = VIN	-	-	-	-
$I_{S(IN)}$	Input supply current	Iout = 0A, Vout = 1.8V	-	0.14	-	mA
		Iout = 3A, Vout = 1.8V	-	0.62	-	Α
■ Ou	tput Characteristics		•		•	
ΔV_{OUT} / ΔV_{IN}	Line regulation accuracy	Vin = 4.5V to 17V Vout = 1.8V, Iout = 1.5A	-	0.1	0.5	% V _{O(SET)}
$\Delta extsf{V}$ оит / $\Delta extsf{I}$ оит	Load regulation accuracy	Iout = 0.5A to 3A Vin = 12V, Vout = 1.8V	-	0.2	1	% V _{O(SET)}
.,		Vin = 12V, Vout = 3.3V	-	-	-	-
V _{OUT(AC)}	Output ripple voltage	Iout = 0A	-	12	-	mVp-p
■ Dv	namic Characteristics	Iout = 3A	-	6	_	mVp-p
ΔV _{OUT-DP}	Voltage change for positive load step	Iout = 1.5 A to 3A Current slew rate = 2.5A/uS Vin = 12V, Vout = 1.8V	-	40	-	mVp-p
$\Delta V_{\text{OUT-DN}}$ Voltage change for negative load step		Iout = 3A to 1.5A Current slew rate = 2.5A/uS Vin = 12V, Vout = 1.8V	-	40	-	mVp-p
■ Con	trol Characteristics					
	Feedback regulation voltage	PWM Mode	0.788	0.800	0.812	V
V_{FB}		PWM Mode, Ta=-40~85°C	0.78	0.800	0.82	V
		PFM Mode, Ta=-40~85°C	0.788	0.800	0.824	V
Dмах	Maximum duty cycle	Vout(MAX) = Vin * DMAX	70	-	-	%
Fosc	Oscillator frequency	PWM Operation	-	1.0	-	MHz
V_{UVLO}	Input UVLO threshold		-	-	4.5	V
V_{PG}	Power good threshold	V _{FB} rising	88	90	92	%V _{REF}
V _{PG,HYS} Power good hysteresis			-	2	-	%V _{REF}
V_{PGL}	PGOOD output low	I _{PGOOD} =4mA	0.04	0.15	0.3	V
\/	Enable rising threshold voltage		1.5	-	-	V
V _{EN_TH}	Enable falling threshold voltage		-	-	0.4	V
R _{EN}	Internal resistor between EN and GND pins		-	402	-	kΩ
T_{OTP}	Over temp protection		-	150	-	°C
ОСР	Protection Output Current		3.8	-	5.2	Α



TYPICAL PERFORMANCE CHARACTERISTICS: (1.0VOUT)

Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $30\text{mm} \times 30\text{mm} \times 1.6\text{mm}$, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth. Vin = 12 V, Vout = 1.0 V, unless otherwise noted. Cin = 10uF/25V/1206*1, Cout = 22uF/10V/0805*2.






TYPICAL PERFORMANCE CHARACTERISTICS: (1.8VOUT)

Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $30 \text{mm} \times 30 \text{mm} \times 1.6 \text{mm}$, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20 MHz bandwidth. Vin = 12 V, Vout = 1.8 V, unless otherwise noted.

Cin = 10uF/25V/1206*1, Cout = 22uF/10V/0805*2.






TYPICAL PERFORMANCE CHARACTERISTICS: (3.3VOUT)

Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $30\text{mm} \times 30\text{mm} \times 1.6\text{mm}$, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth. Vin = 12 V, Vout = 3.3 V, unless otherwise noted.

Cin = 10uF/25V/1206*1, Cout = 22uF/10V/0805*2.






TYPICAL PERFORMANCE CHARACTERISTICS: (5.0VOUT)

Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $30 \text{mm} \times 30 \text{mm} \times 1.6 \text{mm}$, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20 MHz bandwidth. Vin = 12 V, Vout = 5.0 V, unless otherwise noted.

Cin = 10uF/25V/1206*1, Cout = 22uF/10V/0805*2.





APPLICATIONS INFORMATION:

REFERENCE CIRCUIT FOR GENERAL APPLICATION:

Figure 28 show the module application schematics for input voltage +12V.

The output capacitor is selected to handle the output ripple noise requirements and system stability.

The out capacitance have to be followed $C_{\text{OUT_Min}}$ shown in the TABLE 1

V _{IN} (V)	V _{OUT} (V)	C _{OUT_Min} (uF)
4.5~17	1	22
4.5~17	1.2	22
4.5~7	1.5	22*2
8~17	1.5	22
4.5~7	1.8	22*2
8~17	1.8	22
5~17	3.3	22*2
7~17	5	22*2

TABLE 1 Output capacitor setting




FIG.28 Reference Circuit for General Application



APPLICATIONS INFORMATION: (Cont.)

SAFETY CONSIDERATIONS:

Certain applications and/or safety agencies may require fuses at the inputs of power conversion components. Fuses should also be used when there is the possibility of sustained input voltage reversal which is not current limited. For greatest safety, we recommend a fast blow fuse installed in the ungrounded input supply line. The installer must observe all relevant safety standards and regulations. For safety agency approvals, install the converter in compliance with the end-user safety standard.

INPUT FILTERING:

The module should be connected to a source supply of low AC impedance and high inductance in which line inductance can affect the module stability. An input capacitor must be placed as near as possible to the input pin of the module so to minimize input ripple voltage and ensure module stability.

OUTPUT FILTERING:

To reduce output ripple and improve the dynamic response as the step load changes, an additional capacitor at the output must be connected. Low ESR polymer and ceramic capacitors are recommended to improve the output ripple and dynamic response of the module.

PROGRAMMING OUTPUT VOLTAGE:

The module has an internal $0.8V\pm1.5\%$ reference voltage. The output voltage can be programmed by the dividing resistor (R_{FB_T} and R_{FB_B}). The output voltage can be calculated by Equation 1, resistor choice may be referred to TABLE 2.

$$VOUT(V) = 0.8 \times \left(1 + \frac{R_{FB_T}}{R_{FB_B}}\right)$$
 (EQ.1)

TABLE 2 Resistor values for common output voltages

V _{OUT} (V)	$R_{FB_T}(k\Omega)$	$R_{FB_B}(k\Omega)$
1.0	124	499
1.2	124	243
1.5	124	140
1.8	124	100
3.3	124	39.2
5.0	124	23.7



APPLICATIONS INFORMATION: (Cont.)

Soft Startup Capacitor Selection

Leave SS pin floating for default 1ms soft-start time. For longer than 1ms soft-start time, connect a capacitance between the SS pin and the GND allows programming the startup slope of the output voltage. A constant current of 4 μ A charges the external capacitor. The capacitance required for a given soft startup time for the output voltage is given by Equation 2:

$$C_{ss} = t_{ss} \times \frac{4uA}{0.8V} \tag{EQ.2}$$

Thermal Considerations:

All of thermal testing condition is complied with JEDEC EIJ/JESD 51 Standards. Therefore, the test board size is 30mm×30mm×1.6mm with 4 layers 2oz. The case temperature of module sensing point is shown as Figure 29. Then Rth_(jchoke-a) is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The MUN12AD03-SECM modules are designed for using when the case temperature is below 110°C regardless the change of output current, input/output voltage or ambient temperature.

Sensing point (Defined case temperature)




FIG. 29 Case Temperature Sensing Point



REFLOW PARAMETERS:

Lead-free soldering process is a standard of electronic products production. Solder alloys like Sn/Ag, Sn/Ag/Cu and Sn/Ag/Bi are used extensively to replace the traditional Sn/Pb alloy. Sn/Ag/Cu alloy (SAC) is recommended for this power module process. In the SAC alloy series, SAC305 is a very popular solder alloy containing 3% Ag and 0.5% Cu and easy to obtain. Figure 30 shows an example of the reflow profile diagram. Typically, the profile has three stages. During the initial stage from room temperature to 150°C, the ramp rate of temperature should not be more than 3°C/sec. The soak zone then occurs from 150°C to 200°C and should last for 60 to 120 seconds. Finally, keep at over 217°C for 60~150 seconds limit to melt the solder and make the peak temperature at the range from 255°C to 260°C (Do not exceed 30 sec). It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and one should adopt it for optimization according to various solder type and various manufacturers' formulae.




FIG.30 RECOMMENDATION REFLOW PROFILE*

(Not to scale)

^{*}Refer to the Classification Reflow Profile of J-STD-020.



PACKAGE OUTLINE DRAWING:





FIG.31 Package Outline Drawing




LAND PATTERN REFERENCE:





RECOMMENDED LAND PATTERN



RECOMMENDED STENCIL PATTERN

*Based on 0.1~0.15mm thickness stencil (Reference only)

*Recommended solder paste coverage 55~100%


FIG.32 Land Pattern Reference




PACKING REFERENCE:


Unit: mm

Package In Tape Loading Orientation



Tape Dimension






A0	3.02 ± 0.10	E1	1.75 ± 0.10
B0 3.17 ± 0.10		K0	1.82 ± 0.10
F	5.50 ± 0.05	P0	4.00 ± 0.10
W	12.00 ±0.30	P1	4.00 ± 0.10
D0	φ1.55 ±0.05	P2	2.00 ± 0.05
D1	φ1.5 +0.1/-0	Т	0.23 ± 0.10

FIG.33 Packing Reference




PACKING REFERENCE: (Cont.)



Peel Strength of Top Cover Tape

The peel speed shall be about 300mm/min.

The peel force of top cover tape shall be between 0.1N to 1.3N





REVISION HISTORY:

Date	Revision	Changes
2021.04.20	00	Release the preliminary specification.
2021.07.14	01	Add 402Kohm resistor between EN to GND inside the module.
2022.03.30 02		Modify reflow parameters.(Page.13)
2022.12.20	12.20 02	Page 12, change test board size from 2 layers to 4 layers and add
2022.12.20	03	information"2oz". Correct the case temperature to 110°C.