

Datasheet

250V Three-phase Gate Driver FD6287T

Fortior Technology (Shenzhen) Co., Ltd

Contents

1 System Introduction.....	3
1.1 Overview	3
1.2 Package	3
1.3 Features	3
1.4 Applications.....	3
1.5 Typical Application Diagram.....	4
1.6 Functional Block Diagram	5
1.7 Pin Definitions.....	6
1.7.1 FD6287T TSSOP20 Pin Diagram	6
1.7.2 FD6287T TSSOP20 Pins	6
2 Package Information	7
2.1 FD6287T TSSOP20.....	7
3 Electrical Characteristics.....	8
3.1 Absolute Maximum Ratings	8
3.2 Recommended Operating Conditions.....	8
3.3 Electrical Characteristics	9
4 Propagation Delay Test Standards.....	11
5 Propagation Delay Matching Test Standards.....	12
6 Cross-conduction Prevention.....	13
7 Deadtime	14
8 Revision History.....	15

250V Three-phase Gate Driver

1 System Introduction

1.1 Overview

FD6287T is an integrated circuit (IC) that integrates three independent half-bridge gate drivers. It is specially designed for high-voltage and high-speed MOSFET driver applications, and can operate at a voltage up to +250V.

FD6287T supports VCC/VBS under-voltage lockout (UVLO) feature, protecting the power tube from operating with insufficient voltage.

FD6287T also provides cross-conduction prevention and deadtime insertion to effectively protect the power IC and prevent both MOSFETs of each half-bridge from switching on at the same time.

FD6287T has built-in input signal filtering module to avoid input noise interference.

1.2 Package




TSSOP20

1.3 Features

- Fully operational to +250V
- Power supply: 7.0V ~ 20V
- Three independent half-bridge drivers
- Output current: +1.5A/-1.8A
- 3.3V/5V logic input compatible
- VCC/VBS under-voltage lockout (UVLO)
- Cross-conduction prevention logic
- 200ns deadtime
- Built-in input filtering module
- High-low side delay matching
- High-side outputs in phase with inputs, and low-side outputs out of phase with inputs

1.4 Applications

Three-phase motor drive



1.6 Functional Block Diagram




Figure 1-2 Functional Block Diagram of FD6287T

1.7 Pin Definitions

1.7.1 FD6287T TSSOP20 Pin Diagram




Figure 1-3 FD6287T TSSOP20 Pin Diagram

1.7.2 FD6287T TSSOP20 Pins

Table 1-1 FD6287T TSSOP20 Pin Descriptions

Pin	Name	Description
1, 2, 3	HIN1, HIN2, HIN3	High-side Input
4, 5, 6	LIN1*, LIN2*, LIN3*	Low-side Input
7	VCC	Low-side Supply Voltage
8	COM	Ground
9, 10, 11	LO3, LO2, LO1	Low-side Output
12, 15, 18	VS3, VS2, VS1	High-side Floating Offset Voltage
13, 16, 19	HO3, HO2, HO1	High-side Output
14, 17, 20	VB3, VB2, VB1	High-side Floating Absolute Voltage

2 Package Information

2.1 FD6287T TSSOP20




Figure 2-1 FD6287T TSSOP20 Package Drawings and Dimensions

Product Number	Package Type	Marking ID	Package Method	Quantity
FD6287T	TSSOP20	FD6287T	Tape & Reel	3000

3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1 Absolute Maximum Ratings

(All pins are referenced to COM unless otherwise specified)

Parameter		Symbol	Range	Unit
High-side Floating Absolute Voltage		$V_{B1,2,3}$	$-0.3 \sim 275$	V
High-side Floating Offset Voltage		$V_{S1,2,3}$	$V_{B1,2,3} - 25 \sim V_{B1,2,3} + 0.3$	V
High-side Output Voltage		$V_{HO1,2,3}$	$V_{S1,2,3} - 0.3 \sim V_{B1,2,3} + 0.3$	V
Low-side Supply Voltage		V_{CC}	$-0.3 \sim 25$	V
Low-side Output Voltage		$V_{LO1,2,3}$	$-0.3 \sim V_{CC} + 0.3$	V
Logic Input Voltage (HIN, LIN*)		V_{IN}	$-0.3 \sim V_{CC} + 0.3$	V
Slew Rate of Offset Voltage		dV_s/dt	≤ 50	V/ns
Power Dissipation @ $T_A \leq 25^\circ\text{C}$	TSSOP20	P_D	≤ 1.25	W
Junction-to-ambient Thermal Resistance	TSSOP20	R_{thJA}	≤ 100	$^\circ\text{C}/\text{W}$
Junction Temperature		T_j	≤ 150	$^\circ\text{C}$
Storage Temperature		T_{stg}	$-55 \sim 150$	$^\circ\text{C}$

Notes:

- In any case, power dissipation shall not exceed P_D .
- The chip may get damaged if it operates at voltages exceeding those listed above.

3.2 Recommended Operating Conditions

Table 3-2 Recommended Operating Conditions^[1]

(All voltages are referenced to COM unless otherwise specified)

Parameter	Symbol	Min.	Max.	Unit
High-side Floating Absolute Voltage	$V_{B1,2,3}$	$V_{S1,2,3} + 7$	$V_{S1,2,3} + 20$	V
Static High-side Floating Offset Voltage	$V_{S1,2,3}$	COM - 2 ^[1]	250	V
Dynamic High-side Floating Offset Voltage	$V_{S1,2,3}$	-10 ^[2]	250	V
High-side Output Voltage	$V_{HO1,2,3}$	$V_{S1,2,3}$	$V_{B1,2,3}$	V
Low-side Supply Voltage	V_{CC}	7	20	V
Low-side Output Voltage	$V_{LO1,2,3}$	0	V_{CC}	V
Logic Input Voltage (HIN, LIN*)	V_{IN}	0	V_{CC}	V
Ambient Temperature	T_A	-40	125	$^\circ\text{C}$

Notes:

[1] HO works normally when $V_{S1,2,3}$ ranges between (COM-2V) and 250V, and keeps its logical state when $V_{S1,2,3}$ ranges between (COM-2V) and (COM- V_{BS}).

[2] HO works normally when $V_{S1,2,3}$ is at (COM - 50V) with 50ns negative transient voltage.

[3] Exposure to recommended operating conditions for extended periods may affect device reliability. It is NOT recommended to use your device in conditions that go beyond the above stress ratings.

3.3 Electrical Characteristics

Table 3-3 Electrical Characteristics

($T_A = 25^\circ\text{C}$, $V_{CC} = V_{BS1,2,3} = 15\text{V}$ and $V_{S1,2,3} = \text{COM}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Power Supply						
Leakage Current of Floating Power Supply	I_{LK}	$V_{B1,2,3} = V_{S1,2,3} = 250\text{V}$	-	0.1	5.0	μA
V_{BS} Quiescent Current	I_{QBS}	$V_{IN} = 0\text{V}$ or 5V	-	180	270	μA
V_{BS} Dynamic Current	I_{PBS}	$f_{HIN1,2,3} = 20\text{kHz}$	-	180	270	μA
V_{CC} Quiescent Current	I_{QCC}	$V_{IN} = 0\text{V}$ or 5V	-	330	500	μA
V_{CC} Dynamic Current	I_{PCC}	$f_{LIN1,2,3} = 20\text{kHz}$	-	330	500	μA
Input HIN/LIN*						
LIN* High-level Input Bias Current	I_{LIN+}	$V_{LIN} = 0\text{V}$	-	20	40	μA
LIN* Low-level Input Bias Current	I_{LIN-}	$V_{LIN} = 5\text{V}$	-	-	2	μA
HIN High-level Input Bias Current	I_{HIN+}	$V_{HIN} = 5\text{V}$	-	20	40	μA
HIN Low-level Input Bias Current	I_{HIN-}	$V_{HIN} = 0\text{V}$	-	-	2	μA
Input Pull-down Resistance	R_{IN}		200	260	320	$\text{K}\Omega$
High-side Output Voltage	V_{OH}	$I_O = 100\text{mA}$	-	0.6	0.9	V
Low-side Output Voltage	V_{OL}	$I_O = 100\text{mA}$	-	0.3	0.45	V
High-level Output Short-circuit Pulsed Current	I_{OH}	$V_O = 0\text{V}$, $V_{IN} = 5\text{V}$, $\text{PWD} \leq 10\mu\text{s}$	1.1	1.5	1.9	A
Low-level Output Short-circuit Pulsed Current	I_{OL}	$V_O = 15\text{V}$, $V_{IN} = 0\text{V}$, $\text{PWD} \leq 10\mu\text{s}$	1.3	1.8	2.3	A
V_S Static Negative Voltage	V_{SN}		-	-6.0	-	V
UVLO						
V_{CC} UVLO Lockout Voltage	V_{CCUV+}		5.8	6.4	7.0	V
V_{CC} UVLO Release Voltage	V_{CCUV-}		5.4	6.0	6.6	V
V_{CC} UVLO Hysteresis Voltage	V_{CCUVH}		0.3	0.4	-	V
V_{BS} UVLO Lockout Voltage	V_{BSUV+}		5.8	6.4	7.0	V
V_{BS} UVLO Release Voltage	V_{BSUV-}		5.4	6.0	6.6	V
V_{BS} UVLO Hysteresis Voltage	V_{BSUVH}		0.3	0.4	-	V
High-side/Low-side Output						
High-level Input Threshold Voltage	V_{IH}		2.7	-	-	V
Low-level Input Threshold Voltage	V_{IL}		-	-	0.8	V
Time Parameters						
Turn-on Propagation Delay	t_{on}		-	300	450	ns

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Turn-off Propagation Delay	t_{off}		-	100	160	ns
Output Rise Time	t_r	$C_L = 1000pF$	-	12	-	ns
Output Fall Time	t_f	$C_L = 1000pF$	-	12	-	ns
High-low Side Delay Matching	MT		-	-	50	ns
Deadtime	DT		100	200	300	ns

4 Propagation Delay Test Standards




Figure 4-1 Propagation Delay Test Standards

5 Propagation Delay Matching Test Standards




Figure 5-1 Propagation Delay Matching Test Standards

6 Cross-conduction Prevention

A protection circuit is specially designed inside the chip to enable cross-conduction prevention feature, which effectively prevents MOSFETs from damage when high-side and low-side input signals are interfered. The figure below shows how the protection circuit works.




Figure 6-1 Schematic Diagram of Cross-conduction Prevention

7 Deadtime

The chip is designed with dedicated deadtime protection circuit. Both the high-side and low-side outputs are set to LOW during the deadtime. This feature prevents both MOSFETs of each half-bridge from switching on at the same time. The following figure shows timing relationship between deadtime, input signal and driver output signal.




Figure 7-1 Schematic Diagram of Deadtime

8 Revision History

Rev.	Description	Date	Prepared By
V1.0	First release, translated from Chinses version 1.0	2024/03/01	Eric Deng

Copyright Notice

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All Rights Reserved.

Right to make changes — Fortior Technology (Shenzhen) Co., Ltd. reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology (Shenzhen) Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology (Shenzhen) Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Fortior Technology (Shenzhen) Co., Ltd. You may not alter or remove any copyright or other notice from copies of this content.

If there are any differences between the Chinese and the English contents, please take the Chinese version as the standard.

Fortior Technology (Shenzhen) Co., Ltd.

Room 203, 2/F, Building No.11, Keji Central Road 2,
Software Park, High-Tech Industrial Park, Shenzhen, P.R. China 518057
Tel: 0755-26867710
Fax: 0755-26867715
URL: <http://www.fortiortech.com>

Contained herein

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All rights reserved.