

Datasheet

Three-Phase IPM for High-voltage Applications FE0661AAS

Fortior Technology (Shenzhen) Co., Ltd

Contents

1 System Introduction.....	3
1.1 Overview	3
1.2 Applications.....	3
1.3 Features	3
1.4 Key Parameters	3
1.5 Typical Application Diagram.....	4
1.6 Functional Block Diagram	5
1.7 Pinout Diagram	6
1.7.1 FE0661AAS SSOP A54-38 Pinout Diagram.....	6
1.8 Pin Definitions.....	7
1.8.1 FE0661AAS SSOP A54-38 Pins	7
2 Package Information	9
2.1 FE0661AAS SSOP A54-38	9
3 Ordering Information	10
4 Electrical Characteristics.....	11
4.1 Absolute Maximum Ratings	11
4.2 Recommended Operating Conditions.....	12
4.3 Global Electrical Characteristics	12
4.4 Package Thermal Resistance	13
5 Function Descriptions	14
6 Revision History	15


1 System Introduction

1.1 Overview

FE0661AAS is a three-phase intelligent power module (IPM) especially designed for high-voltage applications. It integrates three high-voltage half-bridge gate driver chips, six low-loss IGBTs and six fast-recovery diodes. Due to a high level of integration, few peripheral components are required during application. FE0661AAS contains VCC/VBS under-voltage lockout (UVLO) circuitry, protecting the power tube from operating with insufficient voltage. Also, the power module provides separate negative DC terminals for each phase to measure the current independently. Moreover, FE0661AAS supports cross-conduction prevention and deadtime insertion to effectively protect the power IC. With strong insulation, high thermal conductivity and low electromagnetic interference, the power module is housed in a compact package and suitable for built-in motors and other space constraint applications.

1.2 Applications

Range hoods, high-voltage fans, pumps, etc.



FE0661AAS

1.3 Features

- 650V 6A Trench IGBT ($T_c = 100^\circ\text{C}$)
- VCC range: 13V ~ 20V
- Separate negative IGBT terminals to measure the current of the inverter
- Support high-level signals, and compatible with 3.3V/5V MCU
- Low electromagnetic interference design
- Support UVLO feature
- Built-in deadtime module
- Withstand isolation voltage: 2000V
- RoHS compliant

1.4 Key Parameters

- IGBT VCE Voltage: 650V
- Single IGBT Drive Current (DC): $\pm 6\text{A}$ (Max)
- Single IGBT Drive Current (Pulse): $\pm 12\text{A}$ (Max)
- IGBT Saturation Voltage VCE (sat): 1.73V (Typ)
- Max. Junction Temperature: $+150^\circ\text{C}$
- Power Dissipation: 3.00W

1.5 Typical Application Diagram




Figure 1-1 Typical Application Diagram of FE0661AAS

1.6 Functional Block Diagram




Figure 1-2 Functional Block Diagram of FE0661AAS

1.7 Pinout Diagram

1.7.1 FE0661AAS SSOP A54-38 Pinout Diagram



Figure 1-3 FE0661AAS SSOP A54-38 Pinout Diagram

1.8 Pin Definitions

The IO types are defined as follows:

- DI = Digital Input
- DB = Digital Bidirectional
- DO = Digital Output
- AI = Analog Input
- AO = Analog Output
- P = Power Supply

1.8.1 FE0661AAS SSOP A54-38 Pins

Table 1-1 FE0661AAS SSOP A54-38 Pin Descriptions

Pin	FE0661AAS SSOP A54-38	IO Type	Function Descriptions
VCC	1	P	Power input
GND	2	P	Ground
GND	3	P	Ground
GND	4	P	Ground
NC	5	-	Not connected
LINW	6	DI	Low-side signal input for phase W
NC	7	-	Not connected
HINW	8	DI	High-side signal input for phase W
NC	9	-	Not connected
NC	10	-	Not connected
NC	11	-	Not connected
NC	12	-	Not connected
LINV	13	DI	Low-side signal input for phase V
NC	14	-	Not connected
HINV	15	DI	High-side signal input for phase V
NC	16	-	Not connected
NC	17	-	Not connected
NC	18	-	Not connected
NC	19	-	Not connected
NC	20	-	Not connected
LINU	21	DI	Low-side signal input for phase U
NC	22	-	Not connected
HINU	23	DI	High-side signal input for phase U
NC	24	-	Not connected
GND	25	P	Ground
GND	26	P	Ground
VCC	27	P	Power input

Pin	FE0661AAS SSOP A54-38	IO Type	Function Descriptions
VDC	28	P	High-voltage power supply
VDC	29	P	High-voltage power supply
BU	30	P	U-phase floating power supply. The voltage floats with respect to phase U.
U	31	DO	U-phase output
SU	32	P	U-phase ground
BV	33	P	V-phase floating power supply. The voltage floats with respect to phase V.
V	34	DO	V-phase output
SV	35	P	V-phase ground
BW	36	P	W-phase floating power supply. The voltage floats with respect to phase W.
W	37	DO	W-phase output
SW	38	P	W-phase ground

2 Package Information

2.1 FE0661AAS SSOP A54-38




Figure 2-1 FE0661AAS SSOP A54-38 Package Drawings and Dimensions

3 Ordering Information

Table 3-1 Model Selections

Model	Power Supply (V)	Saturation Voltage (High Side + Low Side) (V)	Single IGBT Average Drive Current (A)	Control Features	Protection Features		Operating Junction Temperature T _J (°C)	Lead-free	Package	Package Method	Quantity
				Drive Type	Under-voltage Lockout	Cross-conduction Prevention					
FE0661AAS	13 ~ 20	3.46	6	N + N	√	√	-40 ~ 150	√	SSOP A54-38	Tape & Reel	1000

4 Electrical Characteristics

4.1 Absolute Maximum Ratings

Table 4-1 Absolute Maximum Ratings^[1]

(T_A = 25°C unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
IGBT					
IGBT Collector-to-Emitter Voltage V _{CEMAX}		650	-	-	V
Continuous Collector Current I _{CEMAX(DC)} of Single IGBT	T _C = 100°C	-	-	6 ^[2]	A
Continuous Collector Current I _{CEMAX(PLUS)} of Single IGBT	T _C = 25°C	-	-	12 ^[2]	A
Pulsed Collector Current I _{CM} of Single IGBT	T _{JMAX}	-	-	18 ^{[2][3]}	A
SOA Turn-off Current I _{LM} of Single IGBT	V _{CE} ≤ 650V, T _{JMAX}	-	-	18 ^{[2][3]}	A
Continuous Diode Forward Current I _F	T _C = 25°C	-	-	12 ^[2]	A
	T _C = 100°C	-	-	6 ^[2]	A
Short Circuit Withstand Time T _{SC}	V _{GE} = 15V, V _{CC} ≤ 400V, T _J ≤ 175°C	-	-	5	μs
Controller					
High-side Floating Absolute Voltage V _{BU} , V _{BV} , V _{BW}		-0.3	-	625 ^[2]	V
High-side Floating Offset Voltage V _S		V _B - 25	-	V _B + 0.3	V
High-side Output Voltage V _{HO}		V _S - 25	-	V _B + 0.3	V
Low-side Supply Voltage V _{CC}		-0.3	-	25	V
Low-side Output Voltage V _{LO}		-0.5	-	V _{CC} + 0.3	V
Logic Input Voltage (HIN,LIN) V _{IN}		-0.5	-	V _{CC} + 0.3	V
Offset Voltage Transient dV _S /dt		-	≤ 50	-	V/ns
Overall System					
Storage Temperature T _{STG}		-40	-	125	°C
Case Temperature T _C	-40°C ≤ T _J ≤ 150°C	-30	-	125	°C
Withstand Isolation Voltage V _{ISO}	60Hz, Sine Wave, 60s, The pin is connected to the substrate	-	-	2000	V _{rms}
Junction Temperature T _J ^[4]		-40	-	150	°C
Power Dissipation P _d		-	-	3 ^[5]	W

Notes:

- [1] Stress values greater than Table 4-1 Absolute Maximum Ratings^[1] listed above may cause irremediable damages to the device. These are stress ratings only, and it is NOT recommended to use your device in conditions that go beyond these stress ratings. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.
- [2] Power dissipation shall not exceed P_d or ASO.
- [3] $P_w \leq 10\mu s$ and duty cycle $\leq 1\%$.
- [4] The maximum junction temperature T_J for the IPM is $150^\circ C$ (@case temperature $T_C \leq 100^\circ C$). However, it shall be limited to $T_{J(av)} \leq 125^\circ C$ (@case temperature $T_C \leq 100^\circ C$) to ensure the IPM operates safely and reliably.
- [5] The power dissipation is $24mW/^\circ C$ at operating temperature of $25^\circ C$ or above when the chip is mounted on a $70mm \times 70mm \times 1.6mm$ FR4 glass-epoxy circuit board with less than 3% copper foil.

4.2 Recommended Operating Conditions

Table 4-2 Recommended Operating Conditions

($T_A = 25^\circ C$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Supply Voltage V_{DC}		-	310	400	V
Supply Voltage V_{CC}	Between V_{CC} and GND	13.5	15	16.5	V
High-side Bias Voltage V_{BS}	Between V_B and V_S	13.5	15	16.5	V
PWM Switching Frequency F_{PWM}	$T_J \leq 150^\circ C$	-	-	20	kHz
Logic Input Voltage (HIN, LIN) V_{IN}		0	-	V_{cc}	V
Ambient Temperature T_A		-40	-	85	$^\circ C$

Note:

All voltages are specified with respect to the corresponding GND pin.

4.3 Global Electrical Characteristics

Table 4-3 Global Electrical Characteristics

($T_A = 25^\circ C$ and $V_{CC} = 15V$ unless otherwise specified)

Parameter	Test Conditions		Min.	Typ.	Max.	Unit
Driver						
IGBT Output						
Collector-to-Emitter	V _D = V _{DB} = 15V,	T _J = 25°C	-	1.73	2.2	V
Saturation Voltage V _{CE(SAT)}	V _{IN} = 15V, I _C = 6A	T _J = 125°C	-	2.05	-	V
FWD Forward Voltage V _{EC}	V _{IN} = 0V, I _C = -6A		-	1.9	2.4	V

Parameter	Test Conditions		Min.	Typ.	Max.	Unit
Collector-to-Emitter Leakage Current I _{CES}	V _{CE} = 650	T _J = 25°C	-	-	10	μA
		T _J = 125°C	-	-	100	μA
Power Supply						
V _{CC} Quiescent Current I _{QCC}	V _{IN} = 0V / 5V		240	480	720	μA
V _B Quiescent Current I _{BBS}			30	75	120	μA
V _{CC} Under-voltage Lockout (UVLO)						
V _{CC} Release Voltage V _{CCUVH}			11.5	12.1	12.7	V
V _{CC} Lockout Voltage V _{CCUVL}			10.5	11.1	11.7	V
V _B Under-voltage Lockout (UVLO)						
V _B UVLO Release Voltage V _{BUVH}	V _{BX} – V _X		9.5	10.1	10.7	V
V _B UVLO Lockout Voltage V _{BUVL}	V _{BX} – V _X		8.5	9.1	9.7	V
Input Signal						
High-level Input Voltage V _{IH}			2.8	-	-	V
Low-level Input Voltage V _{IL}			-	-	0.8	V
High-level Input Bias Current I _{IN+}	V _{IN} = 5V		12	24	36	μA
High-level Input Bias Current I _{IN-}	V _{IN} = 0V		-	-	1	μA
Deadtime DT			260	480	700	ns

4.4 Package Thermal Resistance

Table 4-4 SSOP A54-38 Package Thermal Resistance

Parameter	Test Conditions	Value	Unit
θ_{JA} Junction-to-ambient Thermal Resistance ^[1]		42.5	$^{\circ}\text{C}/\text{W}$
Junction-to-package-top Thermal Resistance ψ_{JT}		12.5	$^{\circ}\text{C}/\text{W}$

Note:

The actual measurements may vary depending on the conditions.

5 Function Descriptions




Figure 5-1 Under-voltage Lockout (Low-side)




Figure 5-2 Under-voltage Lockout (High-side)

6 Revision History

Rev.	Description	Date	Prepared By
V1.0	First release	2024/09/06	Eric Deng
V1.1	- Updated 1.6 Functional Block Diagram; - Updated 2 Package Information; - Modified “Inverter” as “IGBT” in 4.1 Absolute Maximum Ratings.	2024/10/15	Freya Fu
V1.2	- Modified the voltage “12.5V ~ 20V” as “13V ~ 20V” in 1.3 Features; - Reviewed the “Power Supply” from 3 “12.5V ~ 20V” to “13V ~ 20V” “Power Supply” in 3 Ordering Information; - Added “$T_A = 25^{\circ}\text{C}$ unless otherwise specified” in 4.1 Absolutely Maximum Ratings; - Reviewed the Typ. of “Supply Voltage V_{CC}” from “300V” to “310V” in 4.2 Recommended Operating Conditions; - Modified the Test Conditions of “V_{CC} Quiescent Current I_{QCC}” and “V_B Quiescent Current I_{BBS}” as “$V_{IN} = 0\text{V}$” and updated parameters in 4.3 Global Electrical Characteristics.	2024/12/06	Freya Fu
V1.3	- Modified “600V 6A Trench IGBT” as “650V 6A Trench IGBT” in 1.3 Features; Reviewed the key parameter of “IGBT VCE Voltage” from 600V to 650V; - Modified the Min. of “IGBT Collector-to-Emitter Voltage V_{CEMAX}” as 650V and modified the Test Conditions of “SOA Turn-off Current I_{LM} of Single IGBT” as “$V_{CE} \leq 650\text{V}$” in 4.1 Absolute Maximum Ratings.	2024/12/24	Freya Fu
V1.4	Modified “3.5V/5V MCU” as “3.3V/5V MCU” in sector 1.3 Features	2025/05/14	Freya Fu
V1.5	Reviewed the Test Conditions and Parameters of V_{CC} Quiescent Current I_{QCC} and V_{BB} Quiescent Current I_{BBS}	2025/06/05	Freya Fu

Copyright Notice

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All Rights Reserved.

Right to make changes — Fortior Technology (Shenzhen) Co., Ltd. reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers shall ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology (Shenzhen) Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology (Shenzhen) Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Fortior Technology (Shenzhen) Co., Ltd. You may not alter or remove any copyright or other notice from copies of this content.

If there are any differences between the Chinese and the English contents, please take the Chinese version as the standard.

Fortior Technology (Shenzhen) Co., Ltd.

Room 203, 2/F, Building No.11, Keji Central Road 2,
Software Park, High-Tech Industrial Park, Shenzhen, P.R. China 518057
Tel: 0755-26867710
Fax: 0755-26867715
URL: <http://www.fortiortech.com>

Contained herein

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All rights reserved